DS34T108GN+
₹9,792.00
Features of DS34T108GN+
- Fully Equipped IC includes 10/100 MAC, TDMoP Engine, and E1/T1 LIUs and Framers.
- Transport of STS-1 TDM or Other CBR Signals Over Packet Networks or E1, T1, E3, or T3
- SAToP, CESoPSN, TDMoIP AAL1, HDLC, Unstructured, Structured, and Structured with CAS Mapping Methods; Adaptive Clock Recovery, Common Clock, External Clock, and Loopback Timing Modes; and Full Support for These Mapping Methods.
- One-per-port, independently programmable On-Chip TDM Clock Recovery Machines.
- Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes, and Other Impairments are Handled by the Clock Recovery Algorithm.
- 64 Independent Bundles/Connections
- Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, and Metro Ethernet Multiprotocol Encapsulation
- Support for VLAN in accordance with 802.1p and 802.1Q Support for MII/RMII/SSMII in the 10/100 Ethernet MAC
Application? of DS34T108GN+
- Extension of TDM Circuit Over PSN:
- PSN Leased-Line Services
- GPON/EPON Over TDM
- Over Cable TDM
- Over Wireless TDM
- Backhaul Over PSN for Cellular
- Multiple Services through a Single PSN
- Transporting HDLC-Based Traffic Over PSN
2490 in stock
Description of DS34T108GN+
Up to eight E1, T1, or serial streams or one high-speed E3, T3, STS-1 or serial stream may be transparently transmitted over IP, MPLS, or Ethernet networks using these IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices. Recovered clocks’ jitter and wander adhere to G.823/G.824, G.8261, and TDM requirements.
Up to 64 independently customizable bundles can carry TDM data. Except for AAL2, all standards-based TDM-over-packet mapping techniques are supported. Additionally supported are frame-based serial HDLC data transfers. has fully functional E1/T1 frames and LIUs built in.
These ICs preserve the ability to use TDM streams at crucial intermediary points while encapsulating the TDM-over-packet solution from analogue E1/T1 signal to Ethernet MII. The DS34T10x devices’ high level of integration reduces cost, board space, and time to market.
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
AM26C32 Differential Line Receiver (SOIC)
AM26C32 is an improved replacement for?AM26LS32 IC. The AM26C32 device is a quadruple differential line receiver for balanced or unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a busorganized system. Fail-safe design specifies that if the inputs are open, the outputs always are high. The AM26C32 devices are manufactured using a BiCMOS process, which is a combination of bipolar and CMOS transistors.
CH376S USB Read Write IC
CH376?is used as file manage control chip, used to MCU system read/write file in USB Flash Drive ?or SD card.
CH376 supports?USB-Device Mode?and?USB-HOST Mode. Set the basic firmware of?USB communication protocol in the inner. It is also set firmware of special communication protocol to ?deal with Mass-Storage devices, communication interface firmware of SD card, FAT16, FAT32 and?FAT12 file system manage firmware in the inner.
CM8870-PI
FT232 USB UART IC
Features of FT232
-
Single chip USB to asynchronous serial data transfer interface.
-
Entire USB protocol handled on the chip. No USB specific firmware programming required.
-
Fully integrated 1024 bit EEPROM storing device descriptors and CBUS I/O configuration.
-
Fully integrated USB termination resistors.
-
Fully integrated clock generation with no external crystal required plus optional clock output selection enabling a glue-less interface to external MCU or FPGA.
-
Data transfer rates from 300 baud to 3 Mbaud (RS422, RS485, RS232) at TTL levels.
-
128 byte receive buffer and 256 byte transmit buffer utilising buffer smoothing technology to allow for high data throughput.
LM2596S 5 Volts fixed Voltage Converter (TO-263)
Reviews
There are no reviews yet.