DS34T108GN+
₹9,792.00
Features of DS34T108GN+
- Fully Equipped IC includes 10/100 MAC, TDMoP Engine, and E1/T1 LIUs and Framers.
- Transport of STS-1 TDM or Other CBR Signals Over Packet Networks or E1, T1, E3, or T3
- SAToP, CESoPSN, TDMoIP AAL1, HDLC, Unstructured, Structured, and Structured with CAS Mapping Methods; Adaptive Clock Recovery, Common Clock, External Clock, and Loopback Timing Modes; and Full Support for These Mapping Methods.
- One-per-port, independently programmable On-Chip TDM Clock Recovery Machines.
- Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes, and Other Impairments are Handled by the Clock Recovery Algorithm.
- 64 Independent Bundles/Connections
- Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, and Metro Ethernet Multiprotocol Encapsulation
- Support for VLAN in accordance with 802.1p and 802.1Q Support for MII/RMII/SSMII in the 10/100 Ethernet MAC
Application? of DS34T108GN+
- Extension of TDM Circuit Over PSN:
- PSN Leased-Line Services
- GPON/EPON Over TDM
- Over Cable TDM
- Over Wireless TDM
- Backhaul Over PSN for Cellular
- Multiple Services through a Single PSN
- Transporting HDLC-Based Traffic Over PSN
2490 in stock
Description
Description of DS34T108GN+
Up to eight E1, T1, or serial streams or one high-speed E3, T3, STS-1 or serial stream may be transparently transmitted over IP, MPLS, or Ethernet networks using these IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices. Recovered clocks’ jitter and wander adhere to G.823/G.824, G.8261, and TDM requirements.
Up to 64 independently customizable bundles can carry TDM data. Except for AAL2, all standards-based TDM-over-packet mapping techniques are supported. Additionally supported are frame-based serial HDLC data transfers. has fully functional E1/T1 frames and LIUs built in.
These ICs preserve the ability to use TDM streams at crucial intermediary points while encapsulating the TDM-over-packet solution from analogue E1/T1 signal to Ethernet MII. The DS34T10x devices’ high level of integration reduces cost, board space, and time to market.
Reviews (0)
Shipping & Delivery
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
CM8870-PI
The CM8870PI provides full DTMF receiver capability by integrating both the bandsplit filter and digital decoder functions into a single 18-pin DIP. The filter section uses a switched capacitor technique for both high and low group filters and dial tone rejection. The CM8870 decoder uses digital counting techniques for the detection and decoding of all 16 DTMF tone pairs into a 4-bit code. This DTMF receiver minimizes external component count by providing an on-chip differential input ampli-fier, clock generator, and a latched three state interface bus. The on-chip clock generator requires only a low cost TV crystal or ceramic resonator as an external component.
CP2103 USB to TTL Converter
The CP2103 is a highly-integrated?USB-to-UART Bridge Controller?providing a simple solution for updating RS-232/RS-485 designs to USB using a minimum of components and PCB space. The CP2103 includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, EEPROM, and asynchronous serial data bus (UART) with full modem control signals in a compact 5x5 mm QFN-28 package (sometimes called ?MLF? or ?MLP?). No other external USB components are required.
FT232 USB UART IC
Features of FT232
-
Single chip USB to asynchronous serial data transfer interface.
-
Entire USB protocol handled on the chip. No USB specific firmware programming required.
-
Fully integrated 1024 bit EEPROM storing device descriptors and CBUS I/O configuration.
-
Fully integrated USB termination resistors.
-
Fully integrated clock generation with no external crystal required plus optional clock output selection enabling a glue-less interface to external MCU or FPGA.
-
Data transfer rates from 300 baud to 3 Mbaud (RS422, RS485, RS232) at TTL levels.
-
128 byte receive buffer and 256 byte transmit buffer utilising buffer smoothing technology to allow for high data throughput.
LM2596S 3.3 Volts fixed Voltage Converter (TO-263)
The LM2596S series of regulators are monolithic integrated circuits that provide all the active functions for a step-down (buck) switching regulator, capable of driving a 1 Ampere load with excellent line and load regulation. These devices are available in fixed output voltages of 3.3V, 5V, 12V, and an adjustable output version.
Requiring a minimum number of externalcomponents, these regulators are simple to use andinclude internal frequency compensation, and a fixed frequency oscillator.
MAX232 TTL to RS232 IC
MAX232 is a communication IC. It is used to convert TTL Signals to RS232 Signal and vice versa.?MAX232?provides RS-232 voltage level outputs (approx. ? 7.5 V) from a single 5 V supply via on-chip charge pumps and external capacitors. This makes it useful for implementing RS-232 in devices that otherwise do not need any voltages outside the 0 V to 5 V range, as power supply design does not need to be made more complicated just for driving the RS-232 in this case.
The receivers reduce RS-232 inputs (which may be as high as ? 25 V), to standard 5 V TTL levels. These receivers have a typical threshold of 1.3 V, and a typical hysteresis of 0.5 V.
MAX3232 RS-232 Line Driver
The?MAX3232 device?consists of two line drivers, two line receivers, and a dual charge-pump circuit with ?15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector.? The devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/?s driver output slew rate.
MAX488 Transceiver
The MAX481, MAX483, MAX485, MAX487?MAX491, and MAX1487 are low-power transceivers for RS-485 and RS-422 communication. Each part contains one driver and one receiver. The MAX483, MAX487, MAX488, and MAX489 feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, thus allowing error-free data transmission up to 250kbps.
The driver slew rates of the MAX481, MAX485, MAX490, MAX491, and MAX1487 are not limited, allowing them to transmit up to 2.5Mbps. These transceivers draw between 120?A and 500?A of supply current when unloaded or fully loaded with disabled drivers. Additionally, the MAX481, MAX483, and MAX487 have a low-current shutdown mode in which they consume only 0.1?A. All parts operate from a single 5V supply. Drivers are short-circuit current limited and are protected against ?excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit.
Reviews
There are no reviews yet.